public inbox for gdb-prs@sourceware.org
help / color / mirror / Atom feed
* [Bug sim/30494] New: ori x0, xn, imm decoded as incorrect instruction class
@ 2023-05-27 14:52 tommy_murphy at hotmail dot com
  2023-05-27 14:54 ` [Bug sim/30494] riscv " tommy_murphy at hotmail dot com
                   ` (5 more replies)
  0 siblings, 6 replies; 7+ messages in thread
From: tommy_murphy at hotmail dot com @ 2023-05-27 14:52 UTC (permalink / raw)
  To: gdb-prs

https://sourceware.org/bugzilla/show_bug.cgi?id=30494

            Bug ID: 30494
           Summary: ori x0, xn, imm decoded as incorrect instruction class
           Product: gdb
           Version: 12.1
            Status: UNCONFIRMED
          Severity: normal
          Priority: P2
         Component: sim
          Assignee: unassigned at sourceware dot org
          Reporter: tommy_murphy at hotmail dot com
                CC: vapier at gentoo dot org
  Target Milestone: ---

Originally discussed here:

https://github.com/riscv-collab/riscv-gnu-toolchain/issues/1200

As far as I can see (and as outlined here:
https://github.com/riscv-collab/riscv-gnu-toolchain/issues/1200#issuecomment-1451965016)
the ori x0, xn, imm instruction is getting decoded as the wrong class
(INSN_CLASS_ZBC_OR_ZBKC instead of INSN_CLASS_I) and the simulator terminates
with an UNHANDLED_EXTENSION message.

If any additional info is needed please let me know - thanks.

-- 
You are receiving this mail because:
You are on the CC list for the bug.

^ permalink raw reply	[flat|nested] 7+ messages in thread

* [Bug sim/30494] riscv ori x0, xn, imm decoded as incorrect instruction class
  2023-05-27 14:52 [Bug sim/30494] New: ori x0, xn, imm decoded as incorrect instruction class tommy_murphy at hotmail dot com
@ 2023-05-27 14:54 ` tommy_murphy at hotmail dot com
  2023-05-27 14:55 ` [Bug sim/30494] [RISCV] ori x0, xn, imm decoded as incorrect instruction class causing sim to terminate tommy_murphy at hotmail dot com
                   ` (4 subsequent siblings)
  5 siblings, 0 replies; 7+ messages in thread
From: tommy_murphy at hotmail dot com @ 2023-05-27 14:54 UTC (permalink / raw)
  To: gdb-prs

https://sourceware.org/bugzilla/show_bug.cgi?id=30494

Tommy Murphy <tommy_murphy at hotmail dot com> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
             Target|                            |riscv
            Summary|ori x0, xn, imm decoded as  |riscv ori x0, xn, imm
                   |incorrect instruction class |decoded as incorrect
                   |                            |instruction class
                URL|                            |https://github.com/riscv-co
                   |                            |llab/riscv-gnu-toolchain/is
                   |                            |sues/1200

-- 
You are receiving this mail because:
You are on the CC list for the bug.

^ permalink raw reply	[flat|nested] 7+ messages in thread

* [Bug sim/30494] [RISCV] ori x0, xn, imm decoded as incorrect instruction class causing sim to terminate
  2023-05-27 14:52 [Bug sim/30494] New: ori x0, xn, imm decoded as incorrect instruction class tommy_murphy at hotmail dot com
  2023-05-27 14:54 ` [Bug sim/30494] riscv " tommy_murphy at hotmail dot com
@ 2023-05-27 14:55 ` tommy_murphy at hotmail dot com
  2023-05-27 14:55 ` tommy_murphy at hotmail dot com
                   ` (3 subsequent siblings)
  5 siblings, 0 replies; 7+ messages in thread
From: tommy_murphy at hotmail dot com @ 2023-05-27 14:55 UTC (permalink / raw)
  To: gdb-prs

https://sourceware.org/bugzilla/show_bug.cgi?id=30494

Tommy Murphy <tommy_murphy at hotmail dot com> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
            Summary|riscv ori x0, xn, imm       |[RISCV] ori x0, xn, imm
                   |decoded as incorrect        |decoded as incorrect
                   |instruction class           |instruction class causing
                   |                            |sim to terminate

-- 
You are receiving this mail because:
You are on the CC list for the bug.

^ permalink raw reply	[flat|nested] 7+ messages in thread

* [Bug sim/30494] [RISCV] ori x0, xn, imm decoded as incorrect instruction class causing sim to terminate
  2023-05-27 14:52 [Bug sim/30494] New: ori x0, xn, imm decoded as incorrect instruction class tommy_murphy at hotmail dot com
  2023-05-27 14:54 ` [Bug sim/30494] riscv " tommy_murphy at hotmail dot com
  2023-05-27 14:55 ` [Bug sim/30494] [RISCV] ori x0, xn, imm decoded as incorrect instruction class causing sim to terminate tommy_murphy at hotmail dot com
@ 2023-05-27 14:55 ` tommy_murphy at hotmail dot com
  2023-05-27 16:32 ` tromey at sourceware dot org
                   ` (2 subsequent siblings)
  5 siblings, 0 replies; 7+ messages in thread
From: tommy_murphy at hotmail dot com @ 2023-05-27 14:55 UTC (permalink / raw)
  To: gdb-prs

https://sourceware.org/bugzilla/show_bug.cgi?id=30494

Tommy Murphy <tommy_murphy at hotmail dot com> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
                 CC|                            |tommy_murphy at hotmail dot com

-- 
You are receiving this mail because:
You are on the CC list for the bug.

^ permalink raw reply	[flat|nested] 7+ messages in thread

* [Bug sim/30494] [RISCV] ori x0, xn, imm decoded as incorrect instruction class causing sim to terminate
  2023-05-27 14:52 [Bug sim/30494] New: ori x0, xn, imm decoded as incorrect instruction class tommy_murphy at hotmail dot com
                   ` (2 preceding siblings ...)
  2023-05-27 14:55 ` tommy_murphy at hotmail dot com
@ 2023-05-27 16:32 ` tromey at sourceware dot org
  2023-05-27 16:44 ` tommy_murphy at hotmail dot com
  2023-05-27 16:48 ` tommy_murphy at hotmail dot com
  5 siblings, 0 replies; 7+ messages in thread
From: tromey at sourceware dot org @ 2023-05-27 16:32 UTC (permalink / raw)
  To: gdb-prs

https://sourceware.org/bugzilla/show_bug.cgi?id=30494

Tom Tromey <tromey at sourceware dot org> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
                 CC|                            |tromey at sourceware dot org

--- Comment #1 from Tom Tromey <tromey at sourceware dot org> ---
I suspect this is more of a libopcodes bug than a sim bug.
Not sure which component is right for libopcodes though.
I'd say the binutils product but I don't see a libopcodes component.

-- 
You are receiving this mail because:
You are on the CC list for the bug.

^ permalink raw reply	[flat|nested] 7+ messages in thread

* [Bug sim/30494] [RISCV] ori x0, xn, imm decoded as incorrect instruction class causing sim to terminate
  2023-05-27 14:52 [Bug sim/30494] New: ori x0, xn, imm decoded as incorrect instruction class tommy_murphy at hotmail dot com
                   ` (3 preceding siblings ...)
  2023-05-27 16:32 ` tromey at sourceware dot org
@ 2023-05-27 16:44 ` tommy_murphy at hotmail dot com
  2023-05-27 16:48 ` tommy_murphy at hotmail dot com
  5 siblings, 0 replies; 7+ messages in thread
From: tommy_murphy at hotmail dot com @ 2023-05-27 16:44 UTC (permalink / raw)
  To: gdb-prs

https://sourceware.org/bugzilla/show_bug.cgi?id=30494

Tommy Murphy <tommy_murphy at hotmail dot com> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
             Status|UNCONFIRMED                 |RESOLVED
         Resolution|---                         |INVALID

--- Comment #2 from Tommy Murphy <tommy_murphy at hotmail dot com> ---
Hi Tom - thanks for the reply. Looks like libopcodes bugs should be logged
against binutils alright:

https://sourceware.org/bugzilla/buglist.cgi?bug_status=UNCONFIRMED&bug_status=NEW&bug_status=ASSIGNED&bug_status=SUSPENDED&bug_status=WAITING&bug_status=REOPENED&list_id=75317&product=binutils&query_format=advanced&short_desc=libopcodes&short_desc_type=allwordssubstr

I'll log it there instead and close this one. 

Thanks again.
Regards
Tommy

-- 
You are receiving this mail because:
You are on the CC list for the bug.

^ permalink raw reply	[flat|nested] 7+ messages in thread

* [Bug sim/30494] [RISCV] ori x0, xn, imm decoded as incorrect instruction class causing sim to terminate
  2023-05-27 14:52 [Bug sim/30494] New: ori x0, xn, imm decoded as incorrect instruction class tommy_murphy at hotmail dot com
                   ` (4 preceding siblings ...)
  2023-05-27 16:44 ` tommy_murphy at hotmail dot com
@ 2023-05-27 16:48 ` tommy_murphy at hotmail dot com
  5 siblings, 0 replies; 7+ messages in thread
From: tommy_murphy at hotmail dot com @ 2023-05-27 16:48 UTC (permalink / raw)
  To: gdb-prs

https://sourceware.org/bugzilla/show_bug.cgi?id=30494

--- Comment #3 from Tommy Murphy <tommy_murphy at hotmail dot com> ---
Logged against binutils/libopcodes here:

https://sourceware.org/bugzilla/show_bug.cgi?id=30495

-- 
You are receiving this mail because:
You are on the CC list for the bug.

^ permalink raw reply	[flat|nested] 7+ messages in thread

end of thread, other threads:[~2023-05-27 16:48 UTC | newest]

Thread overview: 7+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2023-05-27 14:52 [Bug sim/30494] New: ori x0, xn, imm decoded as incorrect instruction class tommy_murphy at hotmail dot com
2023-05-27 14:54 ` [Bug sim/30494] riscv " tommy_murphy at hotmail dot com
2023-05-27 14:55 ` [Bug sim/30494] [RISCV] ori x0, xn, imm decoded as incorrect instruction class causing sim to terminate tommy_murphy at hotmail dot com
2023-05-27 14:55 ` tommy_murphy at hotmail dot com
2023-05-27 16:32 ` tromey at sourceware dot org
2023-05-27 16:44 ` tommy_murphy at hotmail dot com
2023-05-27 16:48 ` tommy_murphy at hotmail dot com

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).