public inbox for libstdc++-cvs@sourceware.org
help / color / mirror / Atom feed
* [gcc/devel/rust/master] Merge commit '02c031088ac0bbf716aec52e027d615b7a5a572b^' into HEAD
@ 2023-02-13 13:11 Thomas Schwinge
0 siblings, 0 replies; only message in thread
From: Thomas Schwinge @ 2023-02-13 13:11 UTC (permalink / raw)
To: gcc-cvs, libstdc++-cvs
https://gcc.gnu.org/g:6863cc3a23e8e47b9d8eec31710d5306cafcd65b
commit 6863cc3a23e8e47b9d8eec31710d5306cafcd65b
Merge: 7d39b618001 1060cd2ad00
Author: Thomas Schwinge <thomas@codesourcery.com>
Date: Sun Feb 12 16:29:21 2023 +0100
Merge commit '02c031088ac0bbf716aec52e027d615b7a5a572b^' into HEAD
Diff:
contrib/ChangeLog | 31 +
contrib/gcc-changelog/git_check_commit.py | 6 +
contrib/gcc-changelog/git_commit.py | 19 +-
contrib/gcc-changelog/git_email.py | 5 +-
contrib/gcc-changelog/setup.cfg | 2 +-
contrib/gcc-changelog/test_email.py | 18 +
contrib/gcc-changelog/test_patches.txt | 121 +
gcc/ChangeLog | 104 +
gcc/DATESTAMP | 2 +-
gcc/c-family/ChangeLog | 5 +
gcc/c-family/c-format.cc | 2 +-
gcc/c/ChangeLog | 6 +
gcc/c/c-parser.cc | 5 +
gcc/config.gcc | 23 +-
gcc/config/aarch64/aarch64-builtins.cc | 2 +-
gcc/config/arm/arm-c.cc | 6 +-
gcc/config/gnu-user.h | 3 +-
gcc/config/i386/gnu-user-common.h | 2 +-
gcc/config/riscv/riscv-passes.def | 1 +
gcc/config/riscv/riscv-protos.h | 15 +
gcc/config/riscv/riscv-v.cc | 102 +-
gcc/config/riscv/riscv-vector-builtins-bases.cc | 2 +-
gcc/config/riscv/riscv-vector-switch.def | 38 +-
gcc/config/riscv/riscv-vsetvl.cc | 2509 ++++++++++++++++++++
gcc/config/riscv/riscv-vsetvl.h | 344 +++
gcc/config/riscv/riscv.cc | 52 +-
gcc/config/riscv/t-riscv | 8 +
gcc/config/riscv/vector.md | 131 +-
gcc/config/rs6000/rs6000-protos.h | 3 +
gcc/config/rs6000/rs6000.cc | 102 +-
gcc/config/rs6000/rs6000.md | 66 +-
gcc/configure | 2 +-
gcc/configure.ac | 2 +-
gcc/cp/ChangeLog | 41 +
gcc/cp/constexpr.cc | 2 +-
gcc/cp/contracts.cc | 4 +-
gcc/cp/cp-gimplify.cc | 57 +-
gcc/cp/cp-tree.h | 8 +-
gcc/cp/decl.cc | 25 +-
gcc/cp/pt.cc | 12 +-
gcc/doc/install.texi | 2 +
gcc/doc/invoke.texi | 3 +-
gcc/fortran/ChangeLog | 5 +
gcc/fortran/decl.cc | 8 +
gcc/m2/ChangeLog | 22 +
gcc/m2/gm2-gcc/m2linemap.cc | 34 +-
gcc/m2/gm2-gcc/m2linemap.def | 5 -
gcc/m2/gm2-gcc/m2linemap.h | 6 +-
gcc/sort.cc | 5 +
gcc/testsuite/ChangeLog | 335 +++
gcc/testsuite/c-c++-common/Wsuggest-attribute-1.c | 36 +
gcc/testsuite/g++.dg/concepts/auto5.C | 9 +
gcc/testsuite/g++.dg/cpp2a/srcloc10.C | 2 +-
gcc/testsuite/g++.dg/cpp2a/srcloc11.C | 2 +-
gcc/testsuite/g++.dg/cpp2a/srcloc12.C | 2 +-
gcc/testsuite/g++.dg/cpp2a/srcloc13.C | 2 +-
gcc/testsuite/g++.dg/cpp2a/srcloc3.C | 2 +-
gcc/testsuite/g++.dg/cpp2a/srcloc4.C | 2 +-
gcc/testsuite/g++.dg/cpp2a/srcloc5.C | 2 +-
gcc/testsuite/g++.dg/cpp2a/srcloc6.C | 2 +-
gcc/testsuite/g++.dg/cpp2a/srcloc7.C | 2 +-
gcc/testsuite/g++.dg/cpp2a/srcloc8.C | 2 +-
gcc/testsuite/g++.dg/cpp2a/srcloc9.C | 2 +-
gcc/testsuite/g++.dg/modules/pr100881_a.C | 34 +
gcc/testsuite/g++.dg/modules/pr100881_b.C | 8 +
gcc/testsuite/gcc.dg/c99-complit-2.c | 2 +-
gcc/testsuite/gcc.dg/pr108043.c | 12 +
gcc/testsuite/gcc.dg/pr108164.c | 19 +
gcc/testsuite/gcc.dg/pr64536.c | 8 +-
gcc/testsuite/gcc.target/aarch64/acle/pr108140.c | 15 +
gcc/testsuite/gcc.target/powerpc/pr103743.c | 52 +
gcc/testsuite/gcc.target/powerpc/pr103743_1.c | 95 +
gcc/testsuite/gcc.target/powerpc/pr106708.c | 41 +
gcc/testsuite/gcc.target/riscv/rvv/base/mov-1.c | 70 +-
gcc/testsuite/gcc.target/riscv/rvv/base/mov-10.c | 58 +-
gcc/testsuite/gcc.target/riscv/rvv/base/mov-11.c | 58 +-
gcc/testsuite/gcc.target/riscv/rvv/base/mov-12.c | 22 +-
gcc/testsuite/gcc.target/riscv/rvv/base/mov-13.c | 2 +-
gcc/testsuite/gcc.target/riscv/rvv/base/mov-2.c | 58 +-
gcc/testsuite/gcc.target/riscv/rvv/base/mov-3.c | 46 +-
gcc/testsuite/gcc.target/riscv/rvv/base/mov-4.c | 34 +-
gcc/testsuite/gcc.target/riscv/rvv/base/mov-5.c | 24 +-
gcc/testsuite/gcc.target/riscv/rvv/base/mov-6.c | 18 +-
gcc/testsuite/gcc.target/riscv/rvv/base/mov-7.c | 2 +-
gcc/testsuite/gcc.target/riscv/rvv/base/mov-8.c | 44 +-
gcc/testsuite/gcc.target/riscv/rvv/base/mov-9.c | 26 +-
.../gcc.target/riscv/rvv/base/vread_csr.c | 13 +-
gcc/testsuite/gcc.target/riscv/rvv/base/vsetvl-1.c | 178 +-
.../gcc.target/riscv/rvv/base/vwrite_csr.c | 13 +-
gcc/testsuite/gcc.target/riscv/rvv/rvv.exp | 2 +
gcc/testsuite/gcc.target/riscv/rvv/vsetvl/dump-1.c | 33 +
.../riscv/rvv/vsetvl/vlmax_back_prop-1.c | 36 +
.../riscv/rvv/vsetvl/vlmax_back_prop-10.c | 59 +
.../riscv/rvv/vsetvl/vlmax_back_prop-11.c | 63 +
.../riscv/rvv/vsetvl/vlmax_back_prop-12.c | 64 +
.../riscv/rvv/vsetvl/vlmax_back_prop-13.c | 64 +
.../riscv/rvv/vsetvl/vlmax_back_prop-14.c | 58 +
.../riscv/rvv/vsetvl/vlmax_back_prop-15.c | 143 ++
.../riscv/rvv/vsetvl/vlmax_back_prop-16.c | 54 +
.../riscv/rvv/vsetvl/vlmax_back_prop-17.c | 59 +
.../riscv/rvv/vsetvl/vlmax_back_prop-18.c | 58 +
.../riscv/rvv/vsetvl/vlmax_back_prop-19.c | 48 +
.../riscv/rvv/vsetvl/vlmax_back_prop-2.c | 50 +
.../riscv/rvv/vsetvl/vlmax_back_prop-20.c | 59 +
.../riscv/rvv/vsetvl/vlmax_back_prop-21.c | 50 +
.../riscv/rvv/vsetvl/vlmax_back_prop-22.c | 58 +
.../riscv/rvv/vsetvl/vlmax_back_prop-23.c | 41 +
.../riscv/rvv/vsetvl/vlmax_back_prop-24.c | 41 +
.../riscv/rvv/vsetvl/vlmax_back_prop-25.c | 96 +
.../riscv/rvv/vsetvl/vlmax_back_prop-26.c | 89 +
.../riscv/rvv/vsetvl/vlmax_back_prop-27.c | 51 +
.../riscv/rvv/vsetvl/vlmax_back_prop-28.c | 54 +
.../riscv/rvv/vsetvl/vlmax_back_prop-29.c | 54 +
.../riscv/rvv/vsetvl/vlmax_back_prop-3.c | 47 +
.../riscv/rvv/vsetvl/vlmax_back_prop-30.c | 44 +
.../riscv/rvv/vsetvl/vlmax_back_prop-31.c | 46 +
.../riscv/rvv/vsetvl/vlmax_back_prop-32.c | 46 +
.../riscv/rvv/vsetvl/vlmax_back_prop-33.c | 45 +
.../riscv/rvv/vsetvl/vlmax_back_prop-34.c | 45 +
.../riscv/rvv/vsetvl/vlmax_back_prop-35.c | 38 +
.../riscv/rvv/vsetvl/vlmax_back_prop-36.c | 47 +
.../riscv/rvv/vsetvl/vlmax_back_prop-37.c | 41 +
.../riscv/rvv/vsetvl/vlmax_back_prop-38.c | 73 +
.../riscv/rvv/vsetvl/vlmax_back_prop-39.c | 20 +
.../riscv/rvv/vsetvl/vlmax_back_prop-4.c | 104 +
.../riscv/rvv/vsetvl/vlmax_back_prop-40.c | 22 +
.../riscv/rvv/vsetvl/vlmax_back_prop-41.c | 26 +
.../riscv/rvv/vsetvl/vlmax_back_prop-42.c | 26 +
.../riscv/rvv/vsetvl/vlmax_back_prop-43.c | 27 +
.../riscv/rvv/vsetvl/vlmax_back_prop-44.c | 28 +
.../riscv/rvv/vsetvl/vlmax_back_prop-45.c | 34 +
.../riscv/rvv/vsetvl/vlmax_back_prop-46.c | 32 +
.../riscv/rvv/vsetvl/vlmax_back_prop-5.c | 48 +
.../riscv/rvv/vsetvl/vlmax_back_prop-6.c | 155 ++
.../riscv/rvv/vsetvl/vlmax_back_prop-7.c | 43 +
.../riscv/rvv/vsetvl/vlmax_back_prop-8.c | 149 ++
.../riscv/rvv/vsetvl/vlmax_back_prop-9.c | 44 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-1.c | 182 ++
.../gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-10.c | 230 ++
.../gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-11.c | 43 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-12.c | 266 +++
.../gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-13.c | 221 ++
.../gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-14.c | 221 ++
.../gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-15.c | 41 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-16.c | 257 ++
.../gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-17.c | 177 ++
.../gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-18.c | 177 ++
.../gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-19.c | 34 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-2.c | 182 ++
.../gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-20.c | 203 ++
.../gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-21.c | 155 ++
.../gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-22.c | 155 ++
.../gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-23.c | 30 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-24.c | 180 ++
.../gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-25.c | 572 +++++
.../gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-26.c | 492 ++++
.../gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-27.c | 491 ++++
.../gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-28.c | 86 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-3.c | 35 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-4.c | 210 ++
.../gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-5.c | 167 ++
.../gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-6.c | 167 ++
.../gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-7.c | 32 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-8.c | 194 ++
.../gcc.target/riscv/rvv/vsetvl/vlmax_bb_prop-9.c | 230 ++
.../gcc.target/riscv/rvv/vsetvl/vlmax_call-1.c | 239 ++
.../gcc.target/riscv/rvv/vsetvl/vlmax_call-2.c | 207 ++
.../gcc.target/riscv/rvv/vsetvl/vlmax_call-3.c | 207 ++
.../gcc.target/riscv/rvv/vsetvl/vlmax_call-4.c | 39 +
.../riscv/rvv/vsetvl/vlmax_complex_loop-1.c | 52 +
.../riscv/rvv/vsetvl/vlmax_complex_loop-2.c | 56 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_conflict-1.c | 23 +
.../riscv/rvv/vsetvl/vlmax_conflict-10.c | 27 +
.../riscv/rvv/vsetvl/vlmax_conflict-11.c | 24 +
.../riscv/rvv/vsetvl/vlmax_conflict-12.c | 39 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_conflict-2.c | 23 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_conflict-3.c | 30 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_conflict-4.c | 29 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_conflict-5.c | 32 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_conflict-6.c | 26 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_conflict-7.c | 26 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_conflict-8.c | 27 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_conflict-9.c | 27 +
.../riscv/rvv/vsetvl/vlmax_miss_default-1.c | 32 +
.../riscv/rvv/vsetvl/vlmax_miss_default-10.c | 32 +
.../riscv/rvv/vsetvl/vlmax_miss_default-11.c | 32 +
.../riscv/rvv/vsetvl/vlmax_miss_default-12.c | 32 +
.../riscv/rvv/vsetvl/vlmax_miss_default-13.c | 32 +
.../riscv/rvv/vsetvl/vlmax_miss_default-14.c | 189 ++
.../riscv/rvv/vsetvl/vlmax_miss_default-15.c | 38 +
.../riscv/rvv/vsetvl/vlmax_miss_default-16.c | 38 +
.../riscv/rvv/vsetvl/vlmax_miss_default-17.c | 38 +
.../riscv/rvv/vsetvl/vlmax_miss_default-18.c | 38 +
.../riscv/rvv/vsetvl/vlmax_miss_default-19.c | 38 +
.../riscv/rvv/vsetvl/vlmax_miss_default-2.c | 32 +
.../riscv/rvv/vsetvl/vlmax_miss_default-20.c | 38 +
.../riscv/rvv/vsetvl/vlmax_miss_default-21.c | 38 +
.../riscv/rvv/vsetvl/vlmax_miss_default-22.c | 38 +
.../riscv/rvv/vsetvl/vlmax_miss_default-23.c | 38 +
.../riscv/rvv/vsetvl/vlmax_miss_default-24.c | 38 +
.../riscv/rvv/vsetvl/vlmax_miss_default-25.c | 38 +
.../riscv/rvv/vsetvl/vlmax_miss_default-26.c | 38 +
.../riscv/rvv/vsetvl/vlmax_miss_default-27.c | 38 +
.../riscv/rvv/vsetvl/vlmax_miss_default-28.c | 231 ++
.../riscv/rvv/vsetvl/vlmax_miss_default-3.c | 32 +
.../riscv/rvv/vsetvl/vlmax_miss_default-4.c | 32 +
.../riscv/rvv/vsetvl/vlmax_miss_default-5.c | 32 +
.../riscv/rvv/vsetvl/vlmax_miss_default-6.c | 32 +
.../riscv/rvv/vsetvl/vlmax_miss_default-7.c | 32 +
.../riscv/rvv/vsetvl/vlmax_miss_default-8.c | 32 +
.../riscv/rvv/vsetvl/vlmax_miss_default-9.c | 32 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_phi-1.c | 37 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_phi-10.c | 37 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_phi-11.c | 37 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_phi-12.c | 37 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_phi-13.c | 37 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_phi-14.c | 217 ++
.../gcc.target/riscv/rvv/vsetvl/vlmax_phi-15.c | 40 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_phi-16.c | 40 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_phi-17.c | 40 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_phi-18.c | 40 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_phi-19.c | 40 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_phi-2.c | 37 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_phi-20.c | 40 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_phi-21.c | 40 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_phi-22.c | 40 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_phi-23.c | 40 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_phi-24.c | 40 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_phi-25.c | 40 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_phi-26.c | 40 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_phi-27.c | 40 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_phi-28.c | 237 ++
.../gcc.target/riscv/rvv/vsetvl/vlmax_phi-3.c | 37 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_phi-4.c | 37 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_phi-5.c | 37 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_phi-6.c | 37 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_phi-7.c | 37 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_phi-8.c | 37 +
.../gcc.target/riscv/rvv/vsetvl/vlmax_phi-9.c | 37 +
.../riscv/rvv/vsetvl/vlmax_single_block-1.c | 154 ++
.../riscv/rvv/vsetvl/vlmax_single_block-10.c | 143 ++
.../riscv/rvv/vsetvl/vlmax_single_block-11.c | 34 +
.../riscv/rvv/vsetvl/vlmax_single_block-12.c | 92 +
.../riscv/rvv/vsetvl/vlmax_single_block-13.c | 89 +
.../riscv/rvv/vsetvl/vlmax_single_block-14.c | 16 +
.../riscv/rvv/vsetvl/vlmax_single_block-15.c | 42 +
.../riscv/rvv/vsetvl/vlmax_single_block-16.c | 147 ++
.../riscv/rvv/vsetvl/vlmax_single_block-17.c | 32 +
.../riscv/rvv/vsetvl/vlmax_single_block-18.c | 32 +
.../riscv/rvv/vsetvl/vlmax_single_block-19.c | 105 +
.../riscv/rvv/vsetvl/vlmax_single_block-2.c | 70 +
.../riscv/rvv/vsetvl/vlmax_single_block-3.c | 70 +
.../riscv/rvv/vsetvl/vlmax_single_block-4.c | 49 +
.../riscv/rvv/vsetvl/vlmax_single_block-5.c | 49 +
.../riscv/rvv/vsetvl/vlmax_single_block-6.c | 28 +
.../riscv/rvv/vsetvl/vlmax_single_block-7.c | 28 +
.../riscv/rvv/vsetvl/vlmax_single_block-8.c | 28 +
.../riscv/rvv/vsetvl/vlmax_single_block-9.c | 147 ++
.../riscv/rvv/vsetvl/vlmax_single_vtype-1.c | 86 +
.../riscv/rvv/vsetvl/vlmax_single_vtype-2.c | 42 +
.../riscv/rvv/vsetvl/vlmax_single_vtype-3.c | 38 +
.../riscv/rvv/vsetvl/vlmax_single_vtype-4.c | 31 +
.../riscv/rvv/vsetvl/vlmax_single_vtype-5.c | 31 +
.../riscv/rvv/vsetvl/vlmax_single_vtype-6.c | 18 +
.../riscv/rvv/vsetvl/vlmax_single_vtype-7.c | 18 +
.../riscv/rvv/vsetvl/vlmax_single_vtype-8.c | 18 +
.../riscv/rvv/vsetvl/vlmax_switch_vtype-1.c | 26 +
.../riscv/rvv/vsetvl/vlmax_switch_vtype-10.c | 47 +
.../riscv/rvv/vsetvl/vlmax_switch_vtype-11.c | 55 +
.../riscv/rvv/vsetvl/vlmax_switch_vtype-12.c | 55 +
.../riscv/rvv/vsetvl/vlmax_switch_vtype-13.c | 17 +
.../riscv/rvv/vsetvl/vlmax_switch_vtype-14.c | 39 +
.../riscv/rvv/vsetvl/vlmax_switch_vtype-15.c | 52 +
.../riscv/rvv/vsetvl/vlmax_switch_vtype-16.c | 60 +
.../riscv/rvv/vsetvl/vlmax_switch_vtype-2.c | 26 +
.../riscv/rvv/vsetvl/vlmax_switch_vtype-3.c | 25 +
.../riscv/rvv/vsetvl/vlmax_switch_vtype-4.c | 20 +
.../riscv/rvv/vsetvl/vlmax_switch_vtype-5.c | 20 +
.../riscv/rvv/vsetvl/vlmax_switch_vtype-6.c | 33 +
.../riscv/rvv/vsetvl/vlmax_switch_vtype-7.c | 43 +
.../riscv/rvv/vsetvl/vlmax_switch_vtype-8.c | 45 +
.../riscv/rvv/vsetvl/vlmax_switch_vtype-9.c | 45 +
gcc/testsuite/gfortran.dg/pr107397.f90 | 9 +
.../gm2/pimcoroutines/run/pass/testtime.mod | 48 +-
gcc/tree-vect-loop-manip.cc | 12 +-
libbacktrace/ChangeLog | 14 +
libsanitizer/ChangeLog | 8 +
libsanitizer/hwasan/Makefile.am | 5 +-
libsanitizer/hwasan/Makefile.in | 62 +-
libstdc++-v3/ChangeLog | 5 +
libstdc++-v3/include/experimental/contract | 2 +-
291 files changed, 19143 insertions(+), 561 deletions(-)
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2023-02-13 13:11 UTC | newest]
Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2023-02-13 13:11 [gcc/devel/rust/master] Merge commit '02c031088ac0bbf716aec52e027d615b7a5a572b^' into HEAD Thomas Schwinge
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).