* [commit] support for instruction with words > 32 bits
@ 2009-11-23 1:03 Doug Evans
0 siblings, 0 replies; only message in thread
From: Doug Evans @ 2009-11-23 1:03 UTC (permalink / raw)
To: cgen
Hi. This patch adds beginnings for support for instructions with
words > 32 bits.
[e.g. for architectures where it's preferable to record insns in 64 bits ints]
2009-11-22 Doug Evans <dje@sebabeach.org>
* mach.scm (<derived-arch-data>): New member large-insn-word?.
(/adata-set-derived!): Set it.
(adata-large-insn-word?): New function.
* sim-arch.scm (/gen-cpuall-includes): Don't #include cgen-engine.h
here.
* sim-cpu.scm (cgen-cpu.h): #include it here.
(/gen-cpu-defines): Define CGEN_INSN_WORD.
(/gen-no-scache-semantic-fn): Use CGEN_INSN_WORD instead of
CGEN_INSN_INT.
* sim-decode.scm (/gen-idesc-decls): Ditto.
(/gen-extract-case, /gen-decode-fn): Ditto.
* sim-model.scm (/gen-model-insn-fn): Ditto.
* sim.scm (gen-argbuf-type): Ditto.
^ permalink raw reply [flat|nested] only message in thread
only message in thread, other threads:[~2009-11-23 1:03 UTC | newest]
Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2009-11-23 1:03 [commit] support for instruction with words > 32 bits Doug Evans
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).