* [PATCH v2] Docs: Add vector register constarint for asm operands
@ 2023-04-27 14:01 Kito Cheng
2023-05-03 10:34 ` Kito Cheng
0 siblings, 1 reply; 2+ messages in thread
From: Kito Cheng @ 2023-04-27 14:01 UTC (permalink / raw)
To: gcc-patches, kito.cheng, palmer, jeffreyalaw; +Cc: Kito Cheng
`vr`, `vm` and `vd` constarint for vector register constarint, those 3
constarint has implemented on LLVM as well.
gcc/ChangeLog:
* doc/md.texi (RISC-V): Add vr, vm, vd constarint.
---
V2 changes:
- Drop unrelated changes.
---
gcc/doc/md.texi | 9 +++++++++
1 file changed, 9 insertions(+)
diff --git a/gcc/doc/md.texi b/gcc/doc/md.texi
index 07bf8bdebffb..cc4a93a87638 100644
--- a/gcc/doc/md.texi
+++ b/gcc/doc/md.texi
@@ -3535,6 +3535,15 @@ An address that is held in a general-purpose register.
@item S
A constraint that matches an absolute symbolic address.
+@item vr
+A vector register (if available)..
+
+@item vd
+A vector register, excluding v0 (if available).
+
+@item vm
+A vector register, only v0 (if available).
+
@end table
@item RX---@file{config/rx/constraints.md}
--
2.39.2
^ permalink raw reply [flat|nested] 2+ messages in thread
* Re: [PATCH v2] Docs: Add vector register constarint for asm operands
2023-04-27 14:01 [PATCH v2] Docs: Add vector register constarint for asm operands Kito Cheng
@ 2023-05-03 10:34 ` Kito Cheng
0 siblings, 0 replies; 2+ messages in thread
From: Kito Cheng @ 2023-05-03 10:34 UTC (permalink / raw)
To: Kito Cheng; +Cc: gcc-patches, palmer, jeffreyalaw
committed
On Thu, Apr 27, 2023 at 10:02 PM Kito Cheng via Gcc-patches
<gcc-patches@gcc.gnu.org> wrote:
>
> `vr`, `vm` and `vd` constarint for vector register constarint, those 3
> constarint has implemented on LLVM as well.
>
> gcc/ChangeLog:
>
> * doc/md.texi (RISC-V): Add vr, vm, vd constarint.
>
> ---
>
> V2 changes:
> - Drop unrelated changes.
>
> ---
> gcc/doc/md.texi | 9 +++++++++
> 1 file changed, 9 insertions(+)
>
> diff --git a/gcc/doc/md.texi b/gcc/doc/md.texi
> index 07bf8bdebffb..cc4a93a87638 100644
> --- a/gcc/doc/md.texi
> +++ b/gcc/doc/md.texi
> @@ -3535,6 +3535,15 @@ An address that is held in a general-purpose register.
> @item S
> A constraint that matches an absolute symbolic address.
>
> +@item vr
> +A vector register (if available)..
> +
> +@item vd
> +A vector register, excluding v0 (if available).
> +
> +@item vm
> +A vector register, only v0 (if available).
> +
> @end table
>
> @item RX---@file{config/rx/constraints.md}
> --
> 2.39.2
>
^ permalink raw reply [flat|nested] 2+ messages in thread
end of thread, other threads:[~2023-05-03 10:34 UTC | newest]
Thread overview: 2+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2023-04-27 14:01 [PATCH v2] Docs: Add vector register constarint for asm operands Kito Cheng
2023-05-03 10:34 ` Kito Cheng
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).