public inbox for gdb-cvs@sourceware.org
help / color / mirror / Atom feed
* [binutils-gdb] sim: riscv: add missing AC_MSG_RESULT call
@ 2022-11-07 16:45 Michael Frysinger
  0 siblings, 0 replies; only message in thread
From: Michael Frysinger @ 2022-11-07 16:45 UTC (permalink / raw)
  To: gdb-cvs

https://sourceware.org/git/gitweb.cgi?p=binutils-gdb.git;h=4faede6126762a9704da4c79093cca15c15efafa

commit 4faede6126762a9704da4c79093cca15c15efafa
Author: Mike Frysinger <vapier@gentoo.org>
Date:   Mon Nov 7 23:44:36 2022 +0700

    sim: riscv: add missing AC_MSG_RESULT call
    
    Previous commit in here forgot to include this.

Diff:
---
 sim/configure          | 2 ++
 sim/riscv/acinclude.m4 | 1 +
 2 files changed, 3 insertions(+)

diff --git a/sim/configure b/sim/configure
index e25d60c0d90..1916e1d37f6 100755
--- a/sim/configure
+++ b/sim/configure
@@ -16279,6 +16279,8 @@ case $target in #(
   *) :
      ;;
 esac
+{ $as_echo "$as_me:${as_lineno-$LINENO}: result: $SIM_RISCV_BITSIZE" >&5
+$as_echo "$SIM_RISCV_BITSIZE" >&6; }
 
 
 { $as_echo "$as_me:${as_lineno-$LINENO}: checking whether sim rx should be cycle accurate" >&5
diff --git a/sim/riscv/acinclude.m4 b/sim/riscv/acinclude.m4
index 29dcaebc61d..0a421f4d4d5 100644
--- a/sim/riscv/acinclude.m4
+++ b/sim/riscv/acinclude.m4
@@ -18,4 +18,5 @@ AC_MSG_CHECKING([riscv bitsize])
 SIM_RISCV_BITSIZE=64
 AS_CASE([$target],
 	[riscv32*], [SIM_RISCV_BITSIZE=32])
+AC_MSG_RESULT([$SIM_RISCV_BITSIZE])
 AC_SUBST(SIM_RISCV_BITSIZE)

^ permalink raw reply	[flat|nested] only message in thread
only message in thread, other threads:[~2022-11-07 16:45 UTC | newest]

Thread overview: (only message) (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2022-11-07 16:45 [binutils-gdb] sim: riscv: add missing AC_MSG_RESULT call Michael Frysinger

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).