public inbox for libc-alpha@sourceware.org
 help / color / mirror / Atom feed
* [PATCH v2 0/2] RISC-V: Add vector ISA support
@ 2022-01-18  4:31 Vincent Chen
  2022-01-18  4:31 ` [PATCH v2 1/2] RISC-V: remove riscv-specific sigcontext.h Vincent Chen
  2022-01-18  4:31 ` [PATCH v2 2/2] riscv: Resolve symbols directly for symbols with STO_RISCV_VARIANT_CC Vincent Chen
  0 siblings, 2 replies; 18+ messages in thread
From: Vincent Chen @ 2022-01-18  4:31 UTC (permalink / raw)
  To: libc-alpha, palmer, darius, andrew, dj
  Cc: kito.cheng, greentime.hu, Vincent Chen

According to the feedback for the version 1 patch set, only the
"RISC-V: Remove riscv-specific sigcontext.h" patch remains in this version
patch set. It means that MINSIGSTKSZ, SIGSTKSZ, and PTHREAD_STACK_MIN are not
changed after introducing the V-extension support. Therefore, the current
definition of the above stack size is insufficient to backup all vector
registers. In this circumstance, users have to use the mechanisms submitted by
H.J. Lu https://sourceware.org/git/?p=glibc.git;a=commit;h=6c57d320484988e87e446e2e60ce42816bf51d53
and https://sourceware.org/git/?p=glibc.git;a=commit;h=5d98a7dae955bafa6740c26eaba9c86060ae0344
to obtain the appropriate size of the current system setting.

Besides, a new calling convention using vector registers to transfer argument
or return value probably be proposed in the feature. It may cause the resolved
functions and audit functions to corrupt the content of the vector registers,
which are used as argument registers and address return registers. To avoid
this problem, this patch set includes Hsiangkai Wang's patch to enable the
Glibc dynamic loader to directly resolve the function symbols whose calling
convention is incompatible with the standard calling convention. The
corresponding implementation in Binutils can be found in
https://sourceware.org/git/?p=binutils-gdb.git;a=commit;h=8155b8539b55bca87378129e02009cd8907d8c8c.


Hsiangkai Wang (1):
  riscv: Resolve symbols directly for symbols with STO_RISCV_VARIANT_CC.

Vincent Chen (1):
  RISC-V: remove riscv-specific sigcontext.h

 elf/elf.h                                     |  7 +++++
 manual/platform.texi                          |  6 +++++
 .../sigcontext.h => riscv/dl-dtprocnum.h}     | 22 +++++-----------
 sysdeps/riscv/dl-machine.h                    | 26 +++++++++++++++++++
 4 files changed, 45 insertions(+), 16 deletions(-)
 rename sysdeps/{unix/sysv/linux/riscv/bits/sigcontext.h => riscv/dl-dtprocnum.h} (55%)

-- 
2.17.1


^ permalink raw reply	[flat|nested] 18+ messages in thread

end of thread, other threads:[~2022-12-09  4:35 UTC | newest]

Thread overview: 18+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2022-01-18  4:31 [PATCH v2 0/2] RISC-V: Add vector ISA support Vincent Chen
2022-01-18  4:31 ` [PATCH v2 1/2] RISC-V: remove riscv-specific sigcontext.h Vincent Chen
2022-01-20  2:36   ` Palmer Dabbelt
2022-01-20  2:47     ` Kito Cheng
2022-01-21  1:29       ` Vincent Chen
2022-01-24  9:42         ` Vincent Chen
2022-02-24 20:56         ` Palmer Dabbelt
2022-02-25  0:32           ` Vincent Chen
2022-01-18  4:31 ` [PATCH v2 2/2] riscv: Resolve symbols directly for symbols with STO_RISCV_VARIANT_CC Vincent Chen
2022-01-20  2:21   ` Palmer Dabbelt
2022-01-20  2:38     ` H.J. Lu
2022-01-20  2:43       ` Palmer Dabbelt
2022-01-21  1:43     ` Vincent Chen
2022-02-24 20:56       ` Palmer Dabbelt
2022-12-09  4:11   ` Vineet Gupta
2022-12-09  4:22     ` Kito Cheng
2022-12-09  4:26       ` Vineet Gupta
2022-12-09  4:35         ` Kito Cheng

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).