public inbox for gcc-cvs@sourceware.org
help / color / mirror / Atom feed
* [gcc(refs/vendors/vrull/heads/for-upstream)] RISC-V: Recognize bexti in negated if-conversion
@ 2022-11-15 15:00 Philipp Tomsich
  0 siblings, 0 replies; 7+ messages in thread
From: Philipp Tomsich @ 2022-11-15 15:00 UTC (permalink / raw)
  To: gcc-cvs

https://gcc.gnu.org/g:01fd2fcdf417651660826364da4dd86ba101189d

commit 01fd2fcdf417651660826364da4dd86ba101189d
Author: Philipp Tomsich <philipp.tomsich@vrull.eu>
Date:   Wed Mar 30 00:01:30 2022 +0200

    RISC-V: Recognize bexti in negated if-conversion
    
    While the positive case "if ((bits >> SHAMT) & 1)" for SHAMT 0..10 can
    trigger conversion into efficient branchless sequences
      - with Zbs (bexti + neg + and)
      - with XVentanaCondOps (andi + vt.maskc)
    the inverted/negated case results in
      andi a5,a0,1024
      seqz a5,a5
      neg a5,a5
      and a5,a5,a1
    due to how the sequence presents to the combine pass.
    
    This adds an additional splitter to reassociate the polarity reversed
    case into bexti + addi, if Zbs is present.
    
    gcc/ChangeLog:
    
        * config/riscv/xventanacondops.md: Add split to reassociate
          "andi + seqz + neg" into "bexti + addi".
    
    Commit-changes: 2
    - Removed spurious empty line at the end of xventanacondops.md.

Diff:
---
 gcc/config/riscv/xventanacondops.md | 10 ++++++++++
 1 file changed, 10 insertions(+)

diff --git a/gcc/config/riscv/xventanacondops.md b/gcc/config/riscv/xventanacondops.md
index f2eb886659fe..1e01fe1c6de9 100644
--- a/gcc/config/riscv/xventanacondops.md
+++ b/gcc/config/riscv/xventanacondops.md
@@ -123,3 +123,13 @@
 {
   operands[2] = GEN_INT(1 << UINTVAL(operands[2]));
 })
+
+(define_split
+  [(set (match_operand:X 0 "register_operand")
+	(neg:X (eq:X (zero_extract:X (match_operand:X 1 "register_operand")
+				     (const_int 1)
+				     (match_operand 2 "immediate_operand"))
+		     (const_int 0))))]
+  "!TARGET_XVENTANACONDOPS && TARGET_ZBS"
+  [(set (match_dup 0) (zero_extract:X (match_dup 1) (const_int 1) (match_dup 2)))
+   (set (match_dup 0) (plus:X (match_dup 0) (const_int -1)))])

^ permalink raw reply	[flat|nested] 7+ messages in thread
* [gcc(refs/vendors/vrull/heads/for-upstream)] RISC-V: Recognize bexti in negated if-conversion
@ 2022-12-01 13:23 Philipp Tomsich
  0 siblings, 0 replies; 7+ messages in thread
From: Philipp Tomsich @ 2022-12-01 13:23 UTC (permalink / raw)
  To: gcc-cvs

https://gcc.gnu.org/g:b92732960e37956e3ee42f5be094dfcb9d77812f

commit b92732960e37956e3ee42f5be094dfcb9d77812f
Author: Philipp Tomsich <philipp.tomsich@vrull.eu>
Date:   Wed Mar 30 00:01:30 2022 +0200

    RISC-V: Recognize bexti in negated if-conversion
    
    While the positive case "if ((bits >> SHAMT) & 1)" for SHAMT 0..10 can
    trigger conversion into efficient branchless sequences
      - with Zbs (bexti + neg + and)
      - with XVentanaCondOps (andi + vt.maskc)
    the inverted/negated case results in
      andi a5,a0,1024
      seqz a5,a5
      neg a5,a5
      and a5,a5,a1
    due to how the sequence presents to the combine pass.
    
    This adds an additional splitter to reassociate the polarity reversed
    case into bexti + addi, if Zbs is present.
    
    gcc/ChangeLog:
    
        * config/riscv/xventanacondops.md: Add split to reassociate
          "andi + seqz + neg" into "bexti + addi".
    
    Commit-changes: 2
    - Removed spurious empty line at the end of xventanacondops.md.

Diff:
---
 gcc/config/riscv/xventanacondops.md | 10 ++++++++++
 1 file changed, 10 insertions(+)

diff --git a/gcc/config/riscv/xventanacondops.md b/gcc/config/riscv/xventanacondops.md
index f2eb886659f..1e01fe1c6de 100644
--- a/gcc/config/riscv/xventanacondops.md
+++ b/gcc/config/riscv/xventanacondops.md
@@ -123,3 +123,13 @@
 {
   operands[2] = GEN_INT(1 << UINTVAL(operands[2]));
 })
+
+(define_split
+  [(set (match_operand:X 0 "register_operand")
+	(neg:X (eq:X (zero_extract:X (match_operand:X 1 "register_operand")
+				     (const_int 1)
+				     (match_operand 2 "immediate_operand"))
+		     (const_int 0))))]
+  "!TARGET_XVENTANACONDOPS && TARGET_ZBS"
+  [(set (match_dup 0) (zero_extract:X (match_dup 1) (const_int 1) (match_dup 2)))
+   (set (match_dup 0) (plus:X (match_dup 0) (const_int -1)))])

^ permalink raw reply	[flat|nested] 7+ messages in thread
* [gcc(refs/vendors/vrull/heads/for-upstream)] RISC-V: Recognize bexti in negated if-conversion
@ 2022-11-18 20:26 Philipp Tomsich
  0 siblings, 0 replies; 7+ messages in thread
From: Philipp Tomsich @ 2022-11-18 20:26 UTC (permalink / raw)
  To: gcc-cvs

https://gcc.gnu.org/g:95e8d5dcf2d6395d87191ddd82b3022149df7533

commit 95e8d5dcf2d6395d87191ddd82b3022149df7533
Author: Philipp Tomsich <philipp.tomsich@vrull.eu>
Date:   Wed Mar 30 00:01:30 2022 +0200

    RISC-V: Recognize bexti in negated if-conversion
    
    While the positive case "if ((bits >> SHAMT) & 1)" for SHAMT 0..10 can
    trigger conversion into efficient branchless sequences
      - with Zbs (bexti + neg + and)
      - with XVentanaCondOps (andi + vt.maskc)
    the inverted/negated case results in
      andi a5,a0,1024
      seqz a5,a5
      neg a5,a5
      and a5,a5,a1
    due to how the sequence presents to the combine pass.
    
    This adds an additional splitter to reassociate the polarity reversed
    case into bexti + addi, if Zbs is present.
    
    gcc/ChangeLog:
    
        * config/riscv/xventanacondops.md: Add split to reassociate
          "andi + seqz + neg" into "bexti + addi".
    
    Commit-changes: 2
    - Removed spurious empty line at the end of xventanacondops.md.

Diff:
---
 gcc/config/riscv/xventanacondops.md | 10 ++++++++++
 1 file changed, 10 insertions(+)

diff --git a/gcc/config/riscv/xventanacondops.md b/gcc/config/riscv/xventanacondops.md
index f2eb886659f..1e01fe1c6de 100644
--- a/gcc/config/riscv/xventanacondops.md
+++ b/gcc/config/riscv/xventanacondops.md
@@ -123,3 +123,13 @@
 {
   operands[2] = GEN_INT(1 << UINTVAL(operands[2]));
 })
+
+(define_split
+  [(set (match_operand:X 0 "register_operand")
+	(neg:X (eq:X (zero_extract:X (match_operand:X 1 "register_operand")
+				     (const_int 1)
+				     (match_operand 2 "immediate_operand"))
+		     (const_int 0))))]
+  "!TARGET_XVENTANACONDOPS && TARGET_ZBS"
+  [(set (match_dup 0) (zero_extract:X (match_dup 1) (const_int 1) (match_dup 2)))
+   (set (match_dup 0) (plus:X (match_dup 0) (const_int -1)))])

^ permalink raw reply	[flat|nested] 7+ messages in thread
* [gcc(refs/vendors/vrull/heads/for-upstream)] RISC-V: Recognize bexti in negated if-conversion
@ 2022-11-18 20:23 Philipp Tomsich
  0 siblings, 0 replies; 7+ messages in thread
From: Philipp Tomsich @ 2022-11-18 20:23 UTC (permalink / raw)
  To: gcc-cvs

https://gcc.gnu.org/g:337454d66cda830fc97efe356bc085c50d92ba3a

commit 337454d66cda830fc97efe356bc085c50d92ba3a
Author: Philipp Tomsich <philipp.tomsich@vrull.eu>
Date:   Wed Mar 30 00:01:30 2022 +0200

    RISC-V: Recognize bexti in negated if-conversion
    
    While the positive case "if ((bits >> SHAMT) & 1)" for SHAMT 0..10 can
    trigger conversion into efficient branchless sequences
      - with Zbs (bexti + neg + and)
      - with XVentanaCondOps (andi + vt.maskc)
    the inverted/negated case results in
      andi a5,a0,1024
      seqz a5,a5
      neg a5,a5
      and a5,a5,a1
    due to how the sequence presents to the combine pass.
    
    This adds an additional splitter to reassociate the polarity reversed
    case into bexti + addi, if Zbs is present.
    
    gcc/ChangeLog:
    
        * config/riscv/xventanacondops.md: Add split to reassociate
          "andi + seqz + neg" into "bexti + addi".
    
    Commit-changes: 2
    - Removed spurious empty line at the end of xventanacondops.md.

Diff:
---
 gcc/config/riscv/xventanacondops.md | 10 ++++++++++
 1 file changed, 10 insertions(+)

diff --git a/gcc/config/riscv/xventanacondops.md b/gcc/config/riscv/xventanacondops.md
index f2eb886659f..1e01fe1c6de 100644
--- a/gcc/config/riscv/xventanacondops.md
+++ b/gcc/config/riscv/xventanacondops.md
@@ -123,3 +123,13 @@
 {
   operands[2] = GEN_INT(1 << UINTVAL(operands[2]));
 })
+
+(define_split
+  [(set (match_operand:X 0 "register_operand")
+	(neg:X (eq:X (zero_extract:X (match_operand:X 1 "register_operand")
+				     (const_int 1)
+				     (match_operand 2 "immediate_operand"))
+		     (const_int 0))))]
+  "!TARGET_XVENTANACONDOPS && TARGET_ZBS"
+  [(set (match_dup 0) (zero_extract:X (match_dup 1) (const_int 1) (match_dup 2)))
+   (set (match_dup 0) (plus:X (match_dup 0) (const_int -1)))])

^ permalink raw reply	[flat|nested] 7+ messages in thread
* [gcc(refs/vendors/vrull/heads/for-upstream)] RISC-V: Recognize bexti in negated if-conversion
@ 2022-11-18 11:35 Philipp Tomsich
  0 siblings, 0 replies; 7+ messages in thread
From: Philipp Tomsich @ 2022-11-18 11:35 UTC (permalink / raw)
  To: gcc-cvs

https://gcc.gnu.org/g:7ee9e758ae0389a4b29b6cba6355bed682b835d2

commit 7ee9e758ae0389a4b29b6cba6355bed682b835d2
Author: Philipp Tomsich <philipp.tomsich@vrull.eu>
Date:   Wed Mar 30 00:01:30 2022 +0200

    RISC-V: Recognize bexti in negated if-conversion
    
    While the positive case "if ((bits >> SHAMT) & 1)" for SHAMT 0..10 can
    trigger conversion into efficient branchless sequences
      - with Zbs (bexti + neg + and)
      - with XVentanaCondOps (andi + vt.maskc)
    the inverted/negated case results in
      andi a5,a0,1024
      seqz a5,a5
      neg a5,a5
      and a5,a5,a1
    due to how the sequence presents to the combine pass.
    
    This adds an additional splitter to reassociate the polarity reversed
    case into bexti + addi, if Zbs is present.
    
    gcc/ChangeLog:
    
        * config/riscv/xventanacondops.md: Add split to reassociate
          "andi + seqz + neg" into "bexti + addi".
    
    Commit-changes: 2
    - Removed spurious empty line at the end of xventanacondops.md.

Diff:
---
 gcc/config/riscv/xventanacondops.md | 10 ++++++++++
 1 file changed, 10 insertions(+)

diff --git a/gcc/config/riscv/xventanacondops.md b/gcc/config/riscv/xventanacondops.md
index f2eb886659f..1e01fe1c6de 100644
--- a/gcc/config/riscv/xventanacondops.md
+++ b/gcc/config/riscv/xventanacondops.md
@@ -123,3 +123,13 @@
 {
   operands[2] = GEN_INT(1 << UINTVAL(operands[2]));
 })
+
+(define_split
+  [(set (match_operand:X 0 "register_operand")
+	(neg:X (eq:X (zero_extract:X (match_operand:X 1 "register_operand")
+				     (const_int 1)
+				     (match_operand 2 "immediate_operand"))
+		     (const_int 0))))]
+  "!TARGET_XVENTANACONDOPS && TARGET_ZBS"
+  [(set (match_dup 0) (zero_extract:X (match_dup 1) (const_int 1) (match_dup 2)))
+   (set (match_dup 0) (plus:X (match_dup 0) (const_int -1)))])

^ permalink raw reply	[flat|nested] 7+ messages in thread
* [gcc(refs/vendors/vrull/heads/for-upstream)] RISC-V: Recognize bexti in negated if-conversion
@ 2022-11-17 22:26 Philipp Tomsich
  0 siblings, 0 replies; 7+ messages in thread
From: Philipp Tomsich @ 2022-11-17 22:26 UTC (permalink / raw)
  To: gcc-cvs

https://gcc.gnu.org/g:fcf47289af050149926c5f73a64bf890bdce10ba

commit fcf47289af050149926c5f73a64bf890bdce10ba
Author: Philipp Tomsich <philipp.tomsich@vrull.eu>
Date:   Wed Mar 30 00:01:30 2022 +0200

    RISC-V: Recognize bexti in negated if-conversion
    
    While the positive case "if ((bits >> SHAMT) & 1)" for SHAMT 0..10 can
    trigger conversion into efficient branchless sequences
      - with Zbs (bexti + neg + and)
      - with XVentanaCondOps (andi + vt.maskc)
    the inverted/negated case results in
      andi a5,a0,1024
      seqz a5,a5
      neg a5,a5
      and a5,a5,a1
    due to how the sequence presents to the combine pass.
    
    This adds an additional splitter to reassociate the polarity reversed
    case into bexti + addi, if Zbs is present.
    
    gcc/ChangeLog:
    
        * config/riscv/xventanacondops.md: Add split to reassociate
          "andi + seqz + neg" into "bexti + addi".
    
    Commit-changes: 2
    - Removed spurious empty line at the end of xventanacondops.md.

Diff:
---
 gcc/config/riscv/xventanacondops.md | 10 ++++++++++
 1 file changed, 10 insertions(+)

diff --git a/gcc/config/riscv/xventanacondops.md b/gcc/config/riscv/xventanacondops.md
index f2eb886659f..1e01fe1c6de 100644
--- a/gcc/config/riscv/xventanacondops.md
+++ b/gcc/config/riscv/xventanacondops.md
@@ -123,3 +123,13 @@
 {
   operands[2] = GEN_INT(1 << UINTVAL(operands[2]));
 })
+
+(define_split
+  [(set (match_operand:X 0 "register_operand")
+	(neg:X (eq:X (zero_extract:X (match_operand:X 1 "register_operand")
+				     (const_int 1)
+				     (match_operand 2 "immediate_operand"))
+		     (const_int 0))))]
+  "!TARGET_XVENTANACONDOPS && TARGET_ZBS"
+  [(set (match_dup 0) (zero_extract:X (match_dup 1) (const_int 1) (match_dup 2)))
+   (set (match_dup 0) (plus:X (match_dup 0) (const_int -1)))])

^ permalink raw reply	[flat|nested] 7+ messages in thread
* [gcc(refs/vendors/vrull/heads/for-upstream)] RISC-V: Recognize bexti in negated if-conversion
@ 2022-11-15 14:01 Philipp Tomsich
  0 siblings, 0 replies; 7+ messages in thread
From: Philipp Tomsich @ 2022-11-15 14:01 UTC (permalink / raw)
  To: gcc-cvs

https://gcc.gnu.org/g:790bdb1ed39b1efd40cf034a03408699510aaa50

commit 790bdb1ed39b1efd40cf034a03408699510aaa50
Author: Philipp Tomsich <philipp.tomsich@vrull.eu>
Date:   Wed Mar 30 00:01:30 2022 +0200

    RISC-V: Recognize bexti in negated if-conversion
    
    While the positive case "if ((bits >> SHAMT) & 1)" for SHAMT 0..10 can
    trigger conversion into efficient branchless sequences
      - with Zbs (bexti + neg + and)
      - with XVentanaCondOps (andi + vt.maskc)
    the inverted/negated case results in
      andi a5,a0,1024
      seqz a5,a5
      neg a5,a5
      and a5,a5,a1
    due to how the sequence presents to the combine pass.
    
    This adds an additional splitter to reassociate the polarity reversed
    case into bexti + addi, if Zbs is present.
    
    gcc/ChangeLog:
    
        * config/riscv/xventanacondops.md: Add split to reassociate
          "andi + seqz + neg" into "bexti + addi".
    
    Commit-changes: 2
    - Removed spurious empty line at the end of xventanacondops.md.

Diff:
---
 gcc/config/riscv/xventanacondops.md | 10 ++++++++++
 1 file changed, 10 insertions(+)

diff --git a/gcc/config/riscv/xventanacondops.md b/gcc/config/riscv/xventanacondops.md
index f2eb886659f..1e01fe1c6de 100644
--- a/gcc/config/riscv/xventanacondops.md
+++ b/gcc/config/riscv/xventanacondops.md
@@ -123,3 +123,13 @@
 {
   operands[2] = GEN_INT(1 << UINTVAL(operands[2]));
 })
+
+(define_split
+  [(set (match_operand:X 0 "register_operand")
+	(neg:X (eq:X (zero_extract:X (match_operand:X 1 "register_operand")
+				     (const_int 1)
+				     (match_operand 2 "immediate_operand"))
+		     (const_int 0))))]
+  "!TARGET_XVENTANACONDOPS && TARGET_ZBS"
+  [(set (match_dup 0) (zero_extract:X (match_dup 1) (const_int 1) (match_dup 2)))
+   (set (match_dup 0) (plus:X (match_dup 0) (const_int -1)))])

^ permalink raw reply	[flat|nested] 7+ messages in thread
end of thread, other threads:[~2022-12-01 13:23 UTC | newest]

Thread overview: 7+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2022-11-15 15:00 [gcc(refs/vendors/vrull/heads/for-upstream)] RISC-V: Recognize bexti in negated if-conversion Philipp Tomsich
  -- strict thread matches above, loose matches on Subject: below --
2022-12-01 13:23 Philipp Tomsich
2022-11-18 20:26 Philipp Tomsich
2022-11-18 20:23 Philipp Tomsich
2022-11-18 11:35 Philipp Tomsich
2022-11-17 22:26 Philipp Tomsich
2022-11-15 14:01 Philipp Tomsich

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).