public inbox for gcc-patches@gcc.gnu.org
 help / color / mirror / Atom feed
From: Kito Cheng <kito.cheng@gmail.com>
To: juzhe.zhong@rivai.ai
Cc: gcc-patches@gcc.gnu.org
Subject: Re: [PATCH] RISC-V: Fix typo.
Date: Wed, 26 Oct 2022 16:34:16 +0800	[thread overview]
Message-ID: <CA+yXCZCJ4ZcBKP9H5mPOr_trD8h4M1LtkK096TshcURh5dFvMQ@mail.gmail.com> (raw)
In-Reply-To: <20221024142414.161380-1-juzhe.zhong@rivai.ai>

Committed with title tweak , thanks

On Mon, Oct 24, 2022 at 10:24 PM <juzhe.zhong@rivai.ai> wrote:
>
> From: Ju-Zhe Zhong <juzhe.zhong@rivai.ai>
>
> gcc/ChangeLog:
>
>         * config/riscv/riscv-modes.def (ADJUST_BYTESIZE): Fix typo.
>
> ---
>  gcc/config/riscv/riscv-modes.def | 46 ++++++++++++++++----------------
>  1 file changed, 23 insertions(+), 23 deletions(-)
>
> diff --git a/gcc/config/riscv/riscv-modes.def b/gcc/config/riscv/riscv-modes.def
> index 95f69e87e23..ea88442e117 100644
> --- a/gcc/config/riscv/riscv-modes.def
> +++ b/gcc/config/riscv/riscv-modes.def
> @@ -71,29 +71,29 @@ ADJUST_BYTESIZE (VNx64BI, riscv_vector_chunks * riscv_bytes_per_vector_chunk);
>
>  /*
>     | Mode        | MIN_VLEN=32 | MIN_VLEN=32 | MIN_VLEN=64 | MIN_VLEN=64 |
> -   |             | LMUL        |  SEW/LMUL   | LMUL        | SEW/LMUL    |
> -   | VNx1QI      | MF4         |  32         | MF8         | 64          |
> -   | VNx2QI      | MF2         |  16         | MF4         | 32          |
> -   | VNx4QI      | M1          |  8          | MF2         | 16          |
> -   | VNx8QI      | M2          |  4          | M1          | 8           |
> -   | VNx16QI     | M4          |  2          | M2          | 4           |
> -   | VNx32QI     | M8          |  1          | M4          | 2           |
> -   | VNx64QI     | N/A         |  N/A        | M8          | 1           |
> -   | VNx1(HI|HF) | MF2         |  32         | MF4         | 64          |
> -   | VNx2(HI|HF) | M1          |  16         | MF2         | 32          |
> -   | VNx4(HI|HF) | M2          |  8          | M1          | 16          |
> -   | VNx8(HI|HF) | M4          |  4          | M2          | 8           |
> -   | VNx16(HI|HF)| M8          |  2          | M4          | 4           |
> -   | VNx32(HI|HF)| N/A         |  N/A        | M8          | 2           |
> -   | VNx1(SI|SF) | M1          |  32         | MF2         | 64          |
> -   | VNx2(SI|SF) | M2          |  16         | M1          | 32          |
> -   | VNx4(SI|SF) | M4          |  8          | M2          | 16          |
> -   | VNx8(SI|SF) | M8          |  4          | M4          | 8           |
> -   | VNx16(SI|SF)| N/A         |  N/A        | M8          | 4           |
> -   | VNx1(DI|DF) | N/A         |  N/A        | M1          | 64          |
> -   | VNx2(DI|DF) | N/A         |  N/A        | M2          | 32          |
> -   | VNx4(DI|DF) | N/A         |  N/A        | M4          | 16          |
> -   | VNx8(DI|DF) | N/A         |  N/A        | M8          | 8           |
> +   |             | LMUL        | SEW/LMUL    | LMUL        | SEW/LMUL    |
> +   | VNx1QI      | MF4         | 32          | MF8         | 64          |
> +   | VNx2QI      | MF2         | 16          | MF4         | 32          |
> +   | VNx4QI      | M1          | 8           | MF2         | 16          |
> +   | VNx8QI      | M2          | 4           | M1          | 8           |
> +   | VNx16QI     | M4          | 2           | M2          | 4           |
> +   | VNx32QI     | M8          | 1           | M4          | 2           |
> +   | VNx64QI     | N/A         | N/A         | M8          | 1           |
> +   | VNx1(HI|HF) | MF2         | 32          | MF4         | 64          |
> +   | VNx2(HI|HF) | M1          | 16          | MF2         | 32          |
> +   | VNx4(HI|HF) | M2          | 8           | M1          | 16          |
> +   | VNx8(HI|HF) | M4          | 4           | M2          | 8           |
> +   | VNx16(HI|HF)| M8          | 2           | M4          | 4           |
> +   | VNx32(HI|HF)| N/A         | N/A         | M8          | 2           |
> +   | VNx1(SI|SF) | M1          | 32          | MF2         | 64          |
> +   | VNx2(SI|SF) | M2          | 16          | M1          | 32          |
> +   | VNx4(SI|SF) | M4          | 8           | M2          | 16          |
> +   | VNx8(SI|SF) | M8          | 4           | M4          | 8           |
> +   | VNx16(SI|SF)| N/A         | N/A         | M8          | 4           |
> +   | VNx1(DI|DF) | N/A         | N/A         | M1          | 64          |
> +   | VNx2(DI|DF) | N/A         | N/A         | M2          | 32          |
> +   | VNx4(DI|DF) | N/A         | N/A         | M4          | 16          |
> +   | VNx8(DI|DF) | N/A         | N/A         | M8          | 8           |
>  */
>
>  /* Define RVV modes whose sizes are multiples of 64-bit chunks.  */
> --
> 2.36.1
>

  reply	other threads:[~2022-10-26  8:34 UTC|newest]

Thread overview: 6+ messages / expand[flat|nested]  mbox.gz  Atom feed  top
2022-10-24 14:24 juzhe.zhong
2022-10-26  8:34 ` Kito Cheng [this message]
2023-04-03  1:19 Li Xu
2023-04-03  4:00 ` Jeff Law
2023-04-04  7:49 Li Xu
2023-04-05  1:14 ` Jeff Law

Reply instructions:

You may reply publicly to this message via plain-text email
using any one of the following methods:

* Save the following mbox file, import it into your mail client,
  and reply-to-all from there: mbox

  Avoid top-posting and favor interleaved quoting:
  https://en.wikipedia.org/wiki/Posting_style#Interleaved_style

* Reply using the --to, --cc, and --in-reply-to
  switches of git-send-email(1):

  git send-email \
    --in-reply-to=CA+yXCZCJ4ZcBKP9H5mPOr_trD8h4M1LtkK096TshcURh5dFvMQ@mail.gmail.com \
    --to=kito.cheng@gmail.com \
    --cc=gcc-patches@gcc.gnu.org \
    --cc=juzhe.zhong@rivai.ai \
    /path/to/YOUR_REPLY

  https://kernel.org/pub/software/scm/git/docs/git-send-email.html

* If your mail client supports setting the In-Reply-To header
  via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).