public inbox for gcc@gcc.gnu.org
 help / color / mirror / Atom feed
* ARM Cortex-R5F Support
@ 2022-03-01 16:23 Kinsey Moore
  2022-03-02 11:49 ` Richard Earnshaw
  0 siblings, 1 reply; 3+ messages in thread
From: Kinsey Moore @ 2022-03-01 16:23 UTC (permalink / raw)
  To: gcc; +Cc: Joel Sherrill

Hi,

I'm looking at working on Cortex-R5F support for RTEMS, but it seems as 
if latest GCC supports the Cortex-R5. This R5 has implicit FPU support 
which would make it really R5F. The ARM reference page on this core 
(https://developer.arm.com/Processors/Cortex-R5) specifies that the FPU 
is optional. I see that the FPU support can probably be disabled using 
the nofp option to achieve Cortex-R5 support, but I was wondering why 
this is handled differently from the Cortex-R4[F] support since that is 
broken out into two different CPU entries in gcc/config/arm/arm-cpus.in. 
It appears that R7 and R8 are handled the same way as R5.

Is the R4/R4F just the legacy way of handling this and R5/7/8 are the 
new way?


Thanks,

Kinsey


^ permalink raw reply	[flat|nested] 3+ messages in thread

end of thread, other threads:[~2022-03-02 14:06 UTC | newest]

Thread overview: 3+ messages (download: mbox.gz / follow: Atom feed)
-- links below jump to the message on this page --
2022-03-01 16:23 ARM Cortex-R5F Support Kinsey Moore
2022-03-02 11:49 ` Richard Earnshaw
2022-03-02 14:06   ` Kinsey Moore

This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).