[PATCH 0/4] gas: Add support for LLVM addrsig and addrsig_sym
2022-05-25 8:01 UTC (13+ messages)
` [PATCH 1/4] elf: Add definition for SHT_LLVM_ADDRSIG
` [PATCH 2/4] gas: Add support for LLVM addrsig and addrsig_sym directives on ELF
` [PATCH 3/4] bfd: Output SH_LINK to .symtab for SHT_LLVM_ADDRSIG
` [PATCH 4/4] gas: Add basic test for addrsig
[PATCH] ld: add --package-metadata
2022-05-25 7:53 UTC (15+ messages)
` [PATCH v2] "
[PATCH 0/5] x86/Intel: AVX512 syntax enhancements
2022-05-25 7:44 UTC (7+ messages)
[PATCH 0/4] gas: Add support for LLVM addrsig and addrsig_sym
2022-05-25 6:46 UTC
[PATCH] bfd: Fix issues with files in debug_line table with dwarf5
2022-05-25 6:18 UTC (4+ messages)
[PATCH 0/2] extend opindex and fx_pcrel_adjust to 16 bits
2022-05-25 4:35 UTC (7+ messages)
[PATCH 0/1] RISC-V: Fix RV32Q conflict
2022-05-25 3:23 UTC (6+ messages)
` [PATCH v2 "
` [PATCH v2 1/1] "
` [PING][PATCH v2 0/1] "
Plugin-based opcode table
2022-05-24 22:11 UTC (6+ messages)
[PATCH] libiberty: remove FINAL and OVERRIDE from ansidecl.h
2022-05-24 14:12 UTC (4+ messages)
[PATCH] opcodes: introduce BC field; fix isel
2022-05-24 13:46 UTC
[PATCH] RISC-V: Update Zihintpause extension version
2022-05-24 9:44 UTC (2+ messages)
` [PING][PATCH] "
[PATCH 0/3] RISC-V: Add CSRs for several supervisor extensions
2022-05-24 9:35 UTC (5+ messages)
` [PATCH v2 "
` [PATCH v2 1/3] RISC-V: Add 'Smstateen' extension and its CSRs
` [PATCH v2 2/3] RISC-V: Add 'Sscofpmf' extension with "
` [PATCH v2 3/3] RISC-V: Add 'Sstc' extension and "
[PATCH] aarch64: Disallow copy relocations on protected data
2022-05-24 5:10 UTC
PR29171, invalid read causing SIGSEGV
2022-05-24 4:19 UTC
PR29170, divide by zero displaying fuzzed .debug_names
2022-05-24 4:18 UTC
PR29169, invalid read displaying fuzzed .gdb_index
2022-05-24 4:17 UTC
[PATCH V3] gprofng: a new GNU profiler
2022-05-24 3:09 UTC (3+ messages)
[PATCH V2] bfd: Add Support for DW_FORM_strx* and DW_FORM_addrx*
2022-05-24 0:01 UTC
GNU Tools Cauldron 2022
2022-05-23 10:26 UTC
[RFC PATCH 0/3] RISC-V: Check shift amount against XLEN (disassembler)
2022-05-23 10:06 UTC (4+ messages)
` [RFC PATCH 1/3] RISC-V: Add xlen to match_func
` [RFC PATCH 2/3] RISC-V: Check shift amount against XLEN
` [RFC PATCH 3/3] RISC-V: Add disassembler tests for shift amount
arm: Add unwind support for mixed register lists
2022-05-23 0:27 UTC
[PATCH 1/1] RISC-V: Fix canonical extension order (K and J)
2022-05-22 9:35 UTC (4+ messages)
[RFC PATCH 0/5] RISC-V: Add Half-precision floating point extensions
2022-05-22 9:11 UTC (10+ messages)
` [PATCH v2 0/4] RISC-V: Float16 extensions enhancements
` [PATCH v2 1/4] RISC-V: Refactor 'Zfh'-related macros
` [PATCH v2 2/4] RISC-V: Add instruction declaration for 'Zfh'
` [PATCH v2 3/4] RISC-V: Add 'Zfhmin' (and refactor 'Zfh')
` [PATCH v2 4/4] RISC-V: Add 'Zfh' / 'Zfhmin' conflict message
` [PATCH 0/1] RISC-V: Zfh extension diagnostic addition
` [PATCH 1/1] RISC-V: Add extension diagnostics to Zfh
[PATCH 0/5] RISC-V: Zfinx fixes/enhancements: Part 1
2022-05-22 5:16 UTC (13+ messages)
` [PATCH v2 00/11] RISC-V: Zfinx fixes/enhancements
` [PATCH v2 01/11] RISC-V: Fix disassembling Zfinx with -M numeric
` [PATCH v2 02/11] RISC-V: Make indentation consistent
` [PATCH v2 03/11] RISC-V: Use different registers for testing
` [PATCH v2 04/11] RISC-V: Relax `fmv.[sdq]' requirements
` [PATCH v2 05/11] RISC-V: Fix RV64_Zqinx to use register pairs
` [PATCH v2 06/11] RISC-V: Prepare D/Q and Zdinx/Zqinx separation
` [PATCH v2 07/11] RISC-V: Validate Zdinx/Zqinx register pairs
` [PATCH v2 08/11] RISC-V: Add assembler testcases for Zdinx regs
` [PATCH v2 09/11] RISC-V: Add disassembler tests "
` [PATCH v2 10/11] RISC-V: Add assembler testcases for Zqinx regs
` [PATCH v2 11/11] RISC-V: Add disassembler tests "
Boa tarde!
2022-05-20 19:00 UTC
[PATCH 0/4] RISCV: Improve linker time complexity
2022-05-20 17:36 UTC (5+ messages)
` [PATCH v2 0/5] "
` [PATCH v2 3/5] RISCV: Implement piecewise deletion
Commit: objdump/readelf: Try harder to avoid following links to separate debug info files
2022-05-20 15:55 UTC
[PATCH 0/1] RISC-V: Remove RV128-only fmv instructions
2022-05-20 14:26 UTC (3+ messages)
` [PATCH 1/1] "
[PATCH] RISC-V: Update zfinx implement with zicsr
2022-05-20 14:24 UTC (3+ messages)
[PATCH v4] Add a trie to map quickly from address range to compilation unit
2022-05-20 14:21 UTC (5+ messages)
[PATCH] Binutils support for DWARF-5 DW_OP_addrx
2022-05-20 10:38 UTC (3+ messages)
[PATCH] ld: harmonize the value of --enable-warn-execstack=no option
2022-05-20 10:16 UTC (5+ messages)
[PATCH] _bfd_real_fopen should not use ccs parameter on Windows
2022-05-20 6:54 UTC (4+ messages)
Some question about gdb unknown memory
2022-05-20 6:51 UTC
[PATCH] gdb: do not add const sections to the section map
2022-05-19 17:37 UTC (4+ messages)
Commit: Fix some warnings about using potentially uninitialised variables
2022-05-19 14:04 UTC
☠ Buildbot (GNU Toolchain): binutils-gdb - failed update (failure) (master)
2022-05-19 11:11 UTC (2+ messages)
☺ Buildbot (GNU Toolchain): binutils-gdb - build successful (master)
2022-05-19 11:11 UTC
[PATCH] Arm64: force emission of ILP32-dependent relocs
2022-05-19 10:41 UTC
[PATCH,RFC,V2 0/8] Definition and Implementation of CTF Frame format
2022-05-19 8:30 UTC (9+ messages)
` [PATCH,RFC,V2 1/8] ctf-frame.h: Add CTF Frame format definition
` [PATCH,RFC,V2 2/8] gas: add new command line option --gctf-frame
` [PATCH,RFC,V2 3/8] gas: generate .ctf_frame
` [PATCH,RFC,V2 4/8] libctfframe: add the CTF Frame library
` [PATCH,RFC,V2 5/8] bfd: linker: merge .ctf_frame sections
` [PATCH,RFC,V2 6/8] readelf/objdump: support for CTF Frame section
` [PATCH, RFC, V2 7/8] unwinder: generate backtrace using CTF Frame format
` [PATCH, RFC, V2 8/8] gdb: sim: buildsystem changes to accommodate libctfframe
[PATCH] x86/Intel: test non-legacy VCVT{,U}SI2SH insn forms
2022-05-19 6:14 UTC (5+ messages)
build binutils-gdb with --disable-shared
2022-05-18 22:07 UTC
[PATCH 0/2] Disassembler styling for i386-dis.c
2022-05-18 21:23 UTC (12+ messages)
` [PATCH 2/2] libopcodes: extend the styling within the i386 disassembler
` [PATCHv2] "
[PATCH 0/6] x86: drop L1OM/K1OM from gas plus associated tidying
2022-05-18 17:46 UTC (3+ messages)
` [PATCH 3/6] x86: add another IAMCU testcase
[PATCH] x86: correct and simplify NOP disassembly
2022-05-18 17:44 UTC (2+ messages)
[PATCH] x86: drop stray CheckRegSize from VFPCLASSPH
2022-05-18 17:36 UTC (2+ messages)
[PATCH] x86: VFPCLASSSH is Evex.LLIG
2022-05-18 17:35 UTC (2+ messages)
[PATCH] x86: shrink op_riprel
2022-05-18 17:33 UTC (2+ messages)
[PATCH][Binutils]AArch64 Enable FP16 by default for Armv9-A
2022-05-18 16:29 UTC (4+ messages)
[PATCH][Binutils][GAS] arm: Fix system register fpcxt_ns and fpcxt_s naming convention
2022-05-18 15:41 UTC (2+ messages)
[PATCH][Binutils][GAS] arm: Add unwind support for mixed register lists
2022-05-18 15:31 UTC (2+ messages)
(no subject)
2022-05-18 15:29 UTC
[PATCH] Arm64: follow-on to PR gas/27217 fix
2022-05-18 15:03 UTC (2+ messages)
[PATCH] ld: use definitions in generate_reloc rather than raw literals
2022-05-18 14:54 UTC (2+ messages)
[RISCV] RISC-V GNU Toolchain Meeting Cancell (May 19, 2022)
2022-05-18 14:29 UTC
PPC binutils opcodes
2022-05-18 9:57 UTC (9+ messages)
[PATCH] gold: don't invoke IA32 syscall in x86_64 assembly testcase
2022-05-18 7:40 UTC (8+ messages)
` [PING^2 PATCH] "
` [PING^3 "
Arm64: assembling adrp with operand involving
2022-05-18 7:26 UTC (5+ messages)
[PATCH,RFC 0/7] Definition and Implementation of CTF Frame format
2022-05-17 13:44 UTC (5+ messages)
` [PATCH, RFC "
` [PATCH,RFC 3/7] libctfframe: add the CTF Frame library
how should I configure my buuild for i386-*linux*
2022-05-17 12:33 UTC (8+ messages)
[PATCH] bfd: Add Support for DW_FORM_strx* and DW_FORM_addrx*
2022-05-17 11:38 UTC (4+ messages)
[PATCH] IBM zSystems: Fix left-shifting negative PCRel32 values (PR gas/29152)
2022-05-16 20:01 UTC (2+ messages)
Supporting RISC-V Vendor Extensions in the GNU Toolchain
2022-05-16 12:32 UTC (9+ messages)
Adding binutils to the GNU Toolchain buildbot on sourceware
2022-05-16 9:40 UTC (12+ messages)
` binutils builder status (Was: Adding binutils to the GNU Toolchain buildbot on sourceware)
bfd enforces a specific value of sh_info on SHT_GNU_verneed
2022-05-14 1:06 UTC (2+ messages)
[PATCH] partial revert 5a91f93b983184c64b3a9332f5f4339d17941d76
2022-05-13 22:59 UTC (2+ messages)
sim: remove use of PTR
2022-05-13 9:49 UTC
[PATCH] Fix "gdb --write" with core files
2022-05-13 9:48 UTC (4+ messages)
[PATCH 1/2] remove R_LARCH_{SUB,ADD}24, since LA does not need them
2022-05-13 8:58 UTC (5+ messages)
` [PATCH 2/2] partial revert 5a91f93b983184c64b3a9332f5f4339d17941d76
[PATCH 1/2] LoongArch: remove R_LARCH_{SUB,ADD}24
2022-05-13 8:56 UTC (2+ messages)
` [PATCH 2/2] LoongArch: set elf_backend_default_execstack to 0
[PATCH v1] RISC-V: Support XVentanaCondOps extension
2022-05-13 7:55 UTC (3+ messages)
page: next (older) | prev (newer) | latest
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).