From: Jan Beulich <jbeulich@suse.com>
To: Haochen Jiang <haochen.jiang@intel.com>
Cc: hjl.tools@gmail.com, "Hu, Lin1" <lin1.hu@intel.com>,
binutils@sourceware.org
Subject: Re: [PATCH 07/10] Support Intel WRMSRNS
Date: Mon, 17 Oct 2022 09:17:36 +0200 [thread overview]
Message-ID: <180b7336-c2f5-3c65-fea6-d891c57c9ff8@suse.com> (raw)
In-Reply-To: <20221014091248.4920-8-haochen.jiang@intel.com>
On 14.10.2022 11:12, Haochen Jiang wrote:
> --- a/gas/config/tc-i386.c
> +++ b/gas/config/tc-i386.c
> @@ -1099,6 +1099,7 @@ static const arch_entry cpu_arch[] =
> SUBARCH (avx_ne_convert, AVX_NE_CONVERT, ANY_AVX_NE_CONVERT, false),
> SUBARCH (cmpccxadd, CMPCCXADD, ANY_CMPCCXADD, false),
> SUBARCH (raoint, RAOINT, ANY_RAOINT, false),
> + SUBARCH (wrmsrns, WRMSRNS, ANY_WRMSRNS, false),
As for some of the earlier patches - no need for ANY_WRMSRNS afaics.
> --- /dev/null
> +++ b/gas/testsuite/gas/i386/wrmsrns.s
> @@ -0,0 +1,9 @@
> +# Check WRMSRNS instructions
> +
> + .allow_index_reg
Nit: Why?
> --- a/gas/testsuite/gas/i386/x86-64-lockbad-1.l
> +++ b/gas/testsuite/gas/i386/x86-64-lockbad-1.l
> @@ -36,9 +36,9 @@
> .*:41: Error: .*
> .*:42: Error: .*
> .*:43: Error: .*
> -.*:46: Error: .*
> +.*:44: Error: .*
> .*:47: Error: .*
> -.*:49: Error: .*
> +.*:48: Error: .*
> .*:50: Error: .*
> .*:51: Error: .*
> .*:52: Error: .*
> @@ -66,13 +66,15 @@
> .*:74: Error: .*
> .*:75: Error: .*
> .*:76: Error: .*
> -.*:78: Error: .*
> +.*:77: Error: .*
> .*:79: Error: .*
> .*:80: Error: .*
> .*:81: Error: .*
> .*:82: Error: .*
> .*:83: Error: .*
> .*:84: Error: .*
> +.*:85: Error: .*
> +.*:86: Error: .*
> GAS LISTING .*
While for the diagnostics line numbers matter, ...
> @@ -119,47 +121,49 @@ GAS LISTING .*
> [ ]*41[ ]+lock sbb \(%rbx\), %eax
> [ ]*42[ ]+lock sub \(%rbx\), %eax
> [ ]*43[ ]+lock xor \(%rbx\), %eax
> -[ ]*44[ ]+
> -[ ]*45[ ]+\.intel_syntax noprefix
> -[ ]*46[ ]+lock mov eax,ebx
> -[ ]*47[ ]+lock mov eax,DWORD PTR \[rbx\]
> -[ ]*48[ ]+
> -[ ]*49[ ]+lock add eax,ebx
> -[ ]*50[ ]+lock add ebx,0x64
> -[ ]*51[ ]+lock adc eax,ebx
> -[ ]*52[ ]+lock adc ebx,0x64
> -[ ]*53[ ]+lock and eax,ebx
> -[ ]*54[ ]+lock and ebx,0x64
> -[ ]*55[ ]+lock btc ebx,eax
> -[ ]*56[ ]+lock btc ebx,0x64
> -[ ]*57[ ]+lock btr ebx,eax
> +[ ]*44[ ]+lock wrmsrns
> +[ ]*45[ ]+
> +[ ]*46[ ]+\.intel_syntax noprefix
> +[ ]*47[ ]+lock mov eax,ebx
> +[ ]*48[ ]+lock mov eax,DWORD PTR \[rbx\]
> +[ ]*49[ ]+
> +[ ]*50[ ]+lock add eax,ebx
> +[ ]*51[ ]+lock add ebx,0x64
> +[ ]*52[ ]+lock adc eax,ebx
> +[ ]*53[ ]+lock adc ebx,0x64
> +[ ]*54[ ]+lock and eax,ebx
> +[ ]*55[ ]+lock and ebx,0x64
> +[ ]*56[ ]+lock btc ebx,eax
> +[ ]*57[ ]+lock btc ebx,0x64
> \fGAS LISTING .*
.. please abstract away line numbers (see many other testcases) rather
than updating them here.
> --- a/gas/testsuite/gas/i386/x86-64-lockbad-1.s
> +++ b/gas/testsuite/gas/i386/x86-64-lockbad-1.s
> @@ -41,6 +41,7 @@ foo:
> lock sbb (%rbx), %eax
> lock sub (%rbx), %eax
> lock xor (%rbx), %eax
> + lock wrmsrns
I wonder whether this is really necessary. If you limited yourself to ...
> .intel_syntax noprefix
> lock mov eax,ebx
> @@ -82,3 +83,4 @@ foo:
> lock sbb eax,DWORD PTR [rbx]
> lock sub eax,DWORD PTR [rbx]
> lock xor eax,DWORD PTR [rbx]
> + lock wrmsrns
... this addition (which already seems excessive, as we don't test
the majority of insns here anyway), the overall diff to the testcase
would end up much smaller.
> --- /dev/null
> +++ b/gas/testsuite/gas/i386/x86-64-wrmsrns-intel.d
> @@ -0,0 +1,12 @@
> +#as:
> +#objdump: -dw -Mintel
> +#name: x86_64 WRMSRNS insns (Intel disassembly)
> +#source: wrmsrns.s
It's not just the source which can be shared here, but also the output
expectations.
> --- a/opcodes/i386-opc.tbl
> +++ b/opcodes/i386-opc.tbl
> @@ -3326,3 +3326,9 @@ aor, 0xf20f38fc, None, CpuRAOINT, Modrm|IgnoreSize|No_bSuf|No_wSuf|No_sSuf|No_ld
> axor, 0xf30f38fc, None, CpuRAOINT, Modrm|IgnoreSize|No_bSuf|No_wSuf|No_sSuf|No_ldSuf,{ Reg32|Reg64, Dword|Qword|Unspecified|BaseIndex}
>
> // RAOINT instructions end.
> +
> +// WRMSRNS instructions.
> +
> +wrmsrns, 0x0f01c6, None, CpuWRMSRNS, No_bSuf|No_wSuf|No_lSuf|No_sSuf|No_qSuf|No_ldSuf, {}
> +
> +// WRMSRNS instructions end.
Nit: Use singular in the comments?
Jan
next prev parent reply other threads:[~2022-10-17 7:17 UTC|newest]
Thread overview: 120+ messages / expand[flat|nested] mbox.gz Atom feed top
2022-10-14 9:12 [PATCH 0/10] Add new Intel Sierra Forest, Grand Ridge, Granite Rapids Instructions Haochen Jiang
2022-10-14 9:12 ` [PATCH 01/10] Support Intel AVX-IFMA Haochen Jiang
2022-10-14 9:52 ` Jan Beulich
2022-10-14 18:10 ` H.J. Lu
2022-10-16 6:39 ` Jan Beulich
2022-10-17 22:23 ` H.J. Lu
2022-10-18 5:33 ` Jan Beulich
2022-10-18 21:28 ` H.J. Lu
2022-10-19 6:01 ` Jan Beulich
2022-10-19 21:27 ` H.J. Lu
2022-10-20 6:15 ` Jan Beulich
2022-10-24 2:07 ` Jiang, Haochen
2022-10-24 5:53 ` Jiang, Haochen
2022-10-24 19:09 ` H.J. Lu
2022-10-25 6:29 ` Jan Beulich
2022-10-14 9:12 ` [PATCH 02/10] Support Intel AVX-VNNI-INT8 Haochen Jiang
2022-10-14 10:57 ` Jan Beulich
2022-10-21 3:22 ` Jiang, Haochen
2022-10-25 1:52 ` H.J. Lu
2022-10-14 9:12 ` [PATCH 03/10] Support Intel AVX-NE-CONVERT Haochen Jiang
2022-10-14 12:58 ` Jan Beulich
2022-10-24 5:37 ` Kong, Lingling
2022-10-24 5:59 ` Kong, Lingling
2022-10-24 19:25 ` H.J. Lu
2022-10-25 6:44 ` Jan Beulich
2022-10-14 9:12 ` [PATCH 04/10] Support Intel CMPccXADD Haochen Jiang
2022-10-14 13:46 ` Jan Beulich
2022-10-14 18:27 ` H.J. Lu
2022-10-14 21:51 ` H.J. Lu
2022-10-16 6:34 ` Jan Beulich
2022-10-17 23:31 ` H.J. Lu
2022-10-16 6:25 ` Jan Beulich
2022-10-17 23:44 ` H.J. Lu
2022-10-16 6:19 ` Jan Beulich
2022-10-24 2:30 ` Jiang, Haochen
2022-10-24 19:12 ` H.J. Lu
2022-10-24 5:55 ` Jiang, Haochen
2022-10-25 6:53 ` Jan Beulich
2022-10-26 3:03 ` Jiang, Haochen
2022-10-26 8:49 ` Jan Beulich
2022-10-27 3:09 ` Jiang, Haochen
2022-10-27 6:37 ` Jan Beulich
2022-10-28 0:59 ` Jiang, Haochen
2022-10-14 9:12 ` [PATCH 05/10] Add handler for more i386_cpu_flags Haochen Jiang
2022-10-14 13:53 ` Jan Beulich
2022-10-14 9:12 ` [PATCH 06/10] Support Intel RAO-INT Haochen Jiang
2022-10-14 14:38 ` Jan Beulich
2022-10-16 6:15 ` Jan Beulich
2022-10-24 3:12 ` Jiang, Haochen
2022-10-24 19:17 ` H.J. Lu
2022-10-24 5:56 ` Jiang, Haochen
2022-10-25 7:01 ` Jan Beulich
2022-10-26 5:16 ` Jiang, Haochen
2022-10-26 8:56 ` Jan Beulich
2022-10-27 3:50 ` Jiang, Haochen
2022-10-27 6:39 ` Jan Beulich
2022-10-27 18:46 ` H.J. Lu
2022-10-28 6:52 ` Jan Beulich
2022-10-28 8:10 ` Jiang, Haochen
2022-10-28 8:22 ` Jan Beulich
2022-10-28 8:31 ` Jiang, Haochen
2022-10-28 8:40 ` Jan Beulich
2022-10-28 16:08 ` H.J. Lu
2022-10-31 9:41 ` Jan Beulich
2022-10-31 16:49 ` H.J. Lu
2022-11-06 12:50 ` Kong, Lingling
2022-11-07 9:24 ` Jan Beulich
2022-11-07 13:37 ` Kong, Lingling
2022-11-07 20:03 ` H.J. Lu
2022-10-17 23:23 ` H.J. Lu
2022-10-18 5:38 ` Jan Beulich
2022-10-14 9:12 ` [PATCH 07/10] Support Intel WRMSRNS Haochen Jiang
2022-10-17 7:17 ` Jan Beulich [this message]
2022-10-24 2:52 ` Jiang, Haochen
2022-10-24 5:56 ` Jiang, Haochen
2022-10-24 19:14 ` H.J. Lu
2022-10-25 7:04 ` Jan Beulich
2022-10-14 9:12 ` [PATCH 08/10] Support Intel MSRLIST Haochen Jiang
2022-10-17 7:20 ` Jan Beulich
2022-10-24 3:03 ` Jiang, Haochen
2022-10-24 5:56 ` Jiang, Haochen
2022-10-24 19:15 ` H.J. Lu
2022-10-25 7:07 ` Jan Beulich
2022-10-14 9:12 ` [PATCH 09/10] Support Intel AMX-FP16 Haochen Jiang
2022-10-17 7:35 ` Jan Beulich
2022-10-18 9:01 ` Cui, Lili
2022-10-18 9:23 ` Jan Beulich
2022-10-18 9:33 ` Jiang, Haochen
2022-10-19 10:33 ` Cui, Lili
2022-10-19 13:35 ` Jan Beulich
2022-10-19 14:05 ` Cui, Lili
2022-10-19 14:09 ` Jan Beulich
2022-10-19 14:41 ` Cui, Lili
2022-10-19 15:04 ` Jan Beulich
2022-10-19 15:21 ` Cui, Lili
2022-10-19 14:01 ` Jiang, Haochen
2022-10-19 14:13 ` Jan Beulich
2022-10-19 14:58 ` Jiang, Haochen
2022-10-25 6:02 ` Jan Beulich
2022-10-25 13:05 ` Cui, Lili
2022-10-14 9:12 ` [PATCH 10/10] Support Intel PREFETCHI Haochen Jiang
2022-10-17 8:15 ` Jan Beulich
2022-10-25 13:03 ` Cui, Lili
2022-10-25 15:41 ` Jan Beulich
2022-10-25 15:52 ` Jan Beulich
2022-10-25 17:01 ` H.J. Lu
2022-10-26 13:42 ` Cui, Lili
2022-10-26 13:53 ` Jan Beulich
2022-10-27 6:04 ` Cui, Lili
2022-10-27 6:45 ` Jan Beulich
2022-10-27 7:01 ` Cui, Lili
2022-10-27 7:15 ` Jan Beulich
2022-10-27 7:43 ` Cui, Lili
2022-10-28 9:03 ` Cui, Lili
2022-10-28 15:54 ` H.J. Lu
2022-10-31 13:23 ` Cui, Lili
2022-10-31 14:45 ` Mike Frysinger
2022-10-31 16:25 ` H.J. Lu
2022-10-19 14:55 [PATCH v2 0/10] Add new Intel Sierra Forest, Grand Ridge, Granite Rapids Instructions Haochen Jiang
2022-10-19 14:56 ` [PATCH 07/10] Support Intel WRMSRNS Haochen Jiang
2022-10-19 15:15 [PATCH v2 0/10] Add new Intel Sierra Forest, Grand Ridge, Granite Rapids Instructions (Resend) Haochen Jiang
2022-10-19 15:15 ` [PATCH 07/10] Support Intel WRMSRNS Haochen Jiang
Reply instructions:
You may reply publicly to this message via plain-text email
using any one of the following methods:
* Save the following mbox file, import it into your mail client,
and reply-to-all from there: mbox
Avoid top-posting and favor interleaved quoting:
https://en.wikipedia.org/wiki/Posting_style#Interleaved_style
* Reply using the --to, --cc, and --in-reply-to
switches of git-send-email(1):
git send-email \
--in-reply-to=180b7336-c2f5-3c65-fea6-d891c57c9ff8@suse.com \
--to=jbeulich@suse.com \
--cc=binutils@sourceware.org \
--cc=haochen.jiang@intel.com \
--cc=hjl.tools@gmail.com \
--cc=lin1.hu@intel.com \
/path/to/YOUR_REPLY
https://kernel.org/pub/software/scm/git/docs/git-send-email.html
* If your mail client supports setting the In-Reply-To header
via mailto: links, try the mailto: link
Be sure your reply has a Subject: header at the top and a blank line
before the message body.
This is a public inbox, see mirroring instructions
for how to clone and mirror all data and code used for this inbox;
as well as URLs for read-only IMAP folder(s) and NNTP newsgroup(s).